Depletion Capacitance Linearly Graded Junction Calculator
Compute the depletion capacitance of a linearly graded silicon junction. Assumes silicon permittivity 11.7·ε0.
Description
Compute the depletion capacitance of a linearly graded silicon junction. Assumes silicon permittivity 11.7·ε0.
Depletion Capacitance Linearly Graded Junction Calculator is a focused tool for the following task. Compute the depletion capacitance of a linearly graded silicon junction. Assumes silicon permittivity 11.7·ε0. It reports Capacitance from the values you provide rather than inventing measurements, coefficients, or professional judgment that are not part of the input.
When to use Depletion Capacitance Linearly Graded Junction
Use this semiconductor calculation for first-order device, material, fabrication, interconnect, packaging, or reliability estimates when every coefficient and unit convention is known.
- Area (cm^2)
- Required number in cm^2. Junction cross-section area. Must be greater than 0 cm².
- Built-in voltage (V)
- Optional number in V. Built-in potential. May be 0 V only when reverse bias makes the combined junction potential positive.
- Grading constant (cm^-4)
- Required number in cm^-4. Linear grading constant a in the net impurity profile N(x) = a·x. Because x is measured in centimeters, a must be greater than 0 cm^-4.
- Reverse bias (V)
- Optional number in V. Applied reverse bias. Must be at least 0 V, and its sum with built-in potential must be positive.
The cited overview of P–n junction supplies background for the terminology and domain context used by this tool.1
How Depletion Capacitance Linearly Graded Junction works
Compute the depletion capacitance of a linearly graded silicon junction. Assumes silicon permittivity 11.7·ε0. Inputs are interpreted exactly in the displayed units and the calculation returns the following fields without presentation rounding.
- Capacitance (pF)
- Returned number in pF. Ideal linearly graded junction depletion capacitance.
Limitations and assumptions
- Material composition, geometry, process history, temperature, electric field, bias, interfaces, parasitics, and fitted parameter ranges can invalidate a compact semiconductor model.
- Area must be at least 5e-324.
- Built-in voltage must be at least 0.
- Grading constant must be at least 5e-324.
- Reverse bias must be at least 0.
- Use finite inputs in the displayed units, preserve source measurements and assumptions, and independently verify consequential decisions.
Alternative or Complementary approaches
Compare the estimate with measured process data, current device documentation, and a higher-fidelity circuit, field, thermal, quantum, or TCAD model when the decision requires it.
References
-
P–n junction — Wikipedia contributors
Similar or alternative tools
- Depletion Width Linearly Graded Junction Calculator
Compute the depletion width of a linearly graded silicon junction. Assumes silicon permittivity 11.7·ε0.
- One-Sided Abrupt Junction Depletion Capacitance Calculator
Compute one-sided abrupt silicon junction depletion capacitance from area and lightly doped-side concentration. Assumes εSi = 11.7·ε0.
- Depletion Width Abrupt Junction Calculator
Compute the total depletion width of an abrupt pn junction from built-in and applied reverse bias. Assumes silicon permittivity 11.7·ε0.