PWM Duty Count

Nearest PWM active-tick count for a target duty fraction over an inclusive zero-to-period-register timer cycle.

Description

Nearest PWM active-tick count for a target duty fraction over an inclusive zero-to-period-register timer cycle.

PWM Duty Count: Nearest PWM active-tick count for a target duty fraction over an inclusive zero-to-period-register timer cycle.

When to use PWM Duty Count

Use this embedded-systems calculation to configure or check a timer, serial bus, ADC, PWM, buffer, power mode, flash budget, or watchdog from known clock and device parameters.

Duty Fraction
Required number input.
Period Register
Required integer input.

How PWM Duty Count works

Nearest PWM active-tick count for a target duty fraction over an inclusive zero-to-period-register timer cycle. The tool evaluates the supplied inputs together and returns the named outputs below; it does not infer omitted operating conditions or change the units shown.1

Active Ticks
The resulting active ticks returned as an integer.

Limitations and assumptions

  • Register widths, clock trees, prescalers, oscillator tolerance, interrupt latency, peripheral modes, voltage references, quantization, sleep states, endurance conditions, and silicon errata are device-specific.
  • Use finite inputs in the displayed units and preserve more precision than the final presentation requires. Independently verify safety-critical, financial, compliance, or production decisions.

Alternative or Complementary approaches

Confirm equations against the exact datasheet and reference manual, derive register values with integer rounding visible, and verify timing or voltage on hardware.

References

  1. Microcontroller — Wikipedia contributors

Similar or alternative tools

  • Timer Overflow Period

    Overflow interval for a free-running N-bit timer with a zero-based counter. Prescaler is the effective clock divisor, not necessarily the raw register value.

  • Timer Tick Period

    Timer tick interval from source clock and the effective prescaler divisor, before rollover or compare logic. If a device uses a PSC register with divisor PSC+1, enter PSC+1.

  • PWM Frequency

    Edge-aligned PWM frequency with an inclusive auto-reload value and effective prescaler divisor. On timers whose PSC register divides by PSC+1, enter PSC+1.

Don't forget to set a bookmark for tool.io!
Privacy | Imprint | Cookies